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We have fabricated field effect transistors with undoped GaAs channels, undoped Al x Ga 1Ϫx As barriers, and either n ϩ GaAs or epitaxial Al gates. Low resistance ohmic contacts are made separately to the gate and channel in samples with 250 Å barriers and in which the depth of the channel below the top surface is 900 Å. Because electrons in the channel are neutralized by conducting charge on the gate, they do not experience the dopant-induced disorder inevitable in modulation doped structures. Electron mobility is above 10 6 cm 2 /V s, even when their Fermi wavelength exceeds 1000 Å, making these devices ideally suited for nanofabrication. © 1995 American Institute of Physics.
An important and elusive goal in research on nanostructures is to fabricate devices in which electrons can be confined in potentials abrupt on the scale of their Fermi wavelength F . While epitaxial techniques can be used to achieve this goal in a single spatial dimension ͑along the direction of crystal growth͒, further processing is required to confine electrons in the plane perpendicular to this axis. 1 Usually, a modulation doped two-dimensional electron gas ͑2DEG͒ is placed as close as possible to the top surface of the crystal. The electrons are then confined within the plane either by selective etching of the 2DEG or by selective depletion of the electrons with a top gate.
A fundamental problem with this approach is that the electrons experience the disorder potential caused by the random positions of the donors in addition to the potential imposed by the gate or etching. While this disorder has not prevented 2DEGs in GaAs/Al x Ga 1Ϫx As heterostructures from having mobilities ͑͒ in excess of 10 7 cm 2 /V s, it necessarily is more important in nanostructures for several reasons: First, using standard processing techniques, the size of a structure can be no smaller than the separation between the electrons and the top surface. Reducing this distance necessarily reduces the separation between donors and electrons, and hence, increases the disorder potential in the 2DEG plane. 2 Consequently, there is an inherent conflict between reducing the size of a structure and reducing the disorder potential which the electrons experience. Second, the ability of the electrons to screen disorder decreases as they are confined in more dimensions. Nixon, Davies, and Baranger modeled the effect of dopant disorder on point contacts and found that size quantization effects can be nullified by dopant induced disorder, even though the device scales are over an order of magnitude smaller than the 2D mean-free path of the electrons. This result suggests that many interesting devices, including long wires and arrays of point contacts in parallel and in series will have quantum properties either obscured or eliminated by dopant induced disorder.
This pessimistic prognosis can be avoided, however, if the donor layer adjacent to the electrons is itself a conducting layer and can screen any disorder associated with it. 4 In such a structure, an undoped barrier layer lies between a channel containing the electrons and a conducting gate, made either of a metal or a heavily doped semiconductor. Density of the electrons (n) can be varied by adjusting the potential difference (V G ) between the electrons and the gate. Nanostructures can be created by patterning the top gate, with minimum feature sizes determined by the spacing between the gate and the electrons.
The structure described above is nothing more than an enhancement mode field effect transistor ͑FET͒, and it has been extensively studied in device research in GaAs/ Al x Ga 1Ϫx As heterostructures. 5 It has not been favored in nanostructures research because of its inherent complexity. Electrons drawn into the channel by the gate must come from a contact that does not short to the gate ͑Fig. 1͒, a requirement that becomes more difficult as the gate-channel spacing is reduced. 6 We have previously reported an approach in which self-aligned etching and subsequent evaporation of contact metals can be used to realize the structure shown in Fig. 1; 7 however, the large barrier layer used in those devices ͑6000 Å͒ limits their use in nanostructures research. Recently, by developing a technique to accurately control the diffusion depth of alloyed contacts, we have fabricated FETs with Al x Ga 1Ϫx As barriers only 250 Å thick. Contact resistance (R C ) in these devices is comparable to the lowest reported for GaAs heterostructure FETs. Also, we have applied the same technique to make FETs with epitaxially grown Al gates that have extremely low sheet resistivity at low temperatures. While our primary motivation for making these devices is to make low disorder FETs for nano- structures, their low R C and low gate resistivity may also prove of value for device FETs.
Samples were grown for these experiments using procedures similar to those used for high modulation doped GaAs/Al x Ga 1Ϫx As heterostructures. 8 The GaAs channel is deposited after buffer layers are grown on a ͑100͒ GaAs substrate. The Al 0.3 Ga 0.7 As barrier layer is then grown, followed by a 150 Å GaAs spacer layer and a 500 Å n ϩ GaAs gate layer, typically doped at 4 -6ϫ10 18 /cm 3 . Growth of Al gated structures proceeds similarly until after the deposition of the GaAs spacer layer, at which point all molecular beam epitaxy ͑MBE͒ furnaces ͑except Al͒ are turned off, and the substrate is cooled to room temperature. 9 After the MBE chamber has fallen to its base pressure ͑typically, 1 h͒, the Al is deposited at ϳ1 Å/s. An 1100 Å thick gate grown in this manner has a sheet resistance at 4.2 K of 1.7ϫ10 Ϫ2 ⍀/ᮀ, almost 20 times lower than the room-temperature value.
To make the structure shown in Fig. 1 , the regions on the surface of the sample where the contacts are to be located must be etched down to the GaAs channel and the contact metals subsequently evaporated in a self-aligned process. The contacts are then annealed so that the GaAs adjacent to the contacts becomes n doped. In order for this approach to work effectively in samples with thin Al x Ga 1Ϫx As barriers, the depth of diffusion of the contacts must be well controlled and reproducible. To accomplish this goal, we make use of the fact that the diffusion of dopants in GaAs is anisotropic: on ͑100͒ substrates, dopant diffusion in the growth plane is much less along ͓011͔ than it is along ͓011͔.
10,11 Consequently, contacts whose edges run parallel to ͓011͔ have much higher R C ͑or fail altogether͒ compared to those whose edges run at an angle to ͓011͔. While the physics underlying this effect is still debated, 12 it allows the depth of contact diffusion to be controlled by adjusting the angle c of the contact edge with respect to ͓011͔.
The processing required to make the contacts is discussed in detail in Ref. 7 . The wet etches we have found most effective are 1:4:100 HCl:H 2 O 2 ͑30%͒:H 2 O for n ϩ GaAs gated samples and 10:1:250 NaOH(1N): H 2 O 2 ͑30%͒:H 2 O for Al gates. These etchants produce the positive sloped sidewall profile shown in Fig. 1 when c Ͻ45°. The latter mixture etches Al alone and GaAs at comparable rates, yielding the sharp edge profile shown in Fig. 1 that is necessary for self-aligned contacts. The contact regions should be etched to approximately 1000 Å below the barrier-channel interface. After etching, the sample is rinsed in 1:10 NH 4 OH:H 2 O, dried, and immediately placed in a thermal evaporator for contact deposition. Evaporation is of approximately 200 Å Ni followed by 1000 Å AuGe ͑88:12 by weight͒. After evaporation, the sample is annealed at 430°C for 1 min in forming gas. The gate region is then defined by a second etch step. In the final lithographic step, CrAl metal is evaporated and lifted off to form links from the gate and contacts to large area pads for off-chip connections.
For characterization purposes, both two-and fourterminal devices were made using the technique described above, and they were measured at 4.2 K. Several twoterminal devices were made on the same chip with different c to determine the effect of c on R C . An Al gated device with a 50 m wide gate is shown in Fig. 2 . Because the two-terminal devices contain a nearly square gate region, R C is determined by subtracting the channel sheet resistivity ͑R SH , obtained from four terminal measurements͒ from the total resistance of the two-terminal device. Because is large in our material, R SH is very small ͑Ϸ5⍀/ᮀ͒, and the two-terminal resistance is dominated by R C . R C is plotted versus c in Fig. 3͑a͒ for a 750 Å barrier Al gated sample. R C continues to decrease with c until the contacts short to the gate. For 750 Å barrier samples, short- ing occurred for c Ͼ20°; for 250 Å barriers, failure occurred for c Ͼ5-10°. Data from the device we have fabricated with the smallest R C , a 750 Å barrier n ϩ GaAs gated sample with c ϭ10°, are shown in Fig. 3͑b͒ . The minimum R C ͑assuming two contacts are in series, each 50 m wide͒ is less than 0.5 ⍀ mm, comparable to the values quoted ͑0.2-1.0 ⍀ mm͒ in the GaAs heterostructure FET device literature. 5 The sample we have characterized with the smallest separation between the top surface and the channel ͑900 Å: a 500 Å n ϩ GaAs top gate, a 150 Å GaAs spacer and a 250 Å barrier͒ was made with c ϭ5°. versus n ͑obtained using Van der Pauw's technique on a four-terminal sample͒ is plotted in Fig. 4 , along with data for an Al gated sample with a 750 Å barrier. Its peak ͑4ϫ10 6 cm 2 /V s͒ is comparable to a similar sample we have made with a much larger barrier 7 and to that of modulation doped samples grown at about the same time. The contacts are ohmic at very low n ͑Ͻ10 10 /cm 2 ͒, and is greater than 10 6 cm 2 /V s, even at n below 6ϫ10 10 /cm 2 , when F exceeds the depth of the electrons from the top surface. The structure can thus be used to make F -scale devices of extremely high quality.
While the peak of the Al gated sample is comparable, it falls dramatically at lower n, indicating that the GaAs-Al interface introduces a disorder potential absent in the n ϩ GaAs gated device. One possible source of disorder is that interdiffusion of Al and GaAs at the interface leads to an actual interface between Al and Al x Ga 1Ϫx As where x-and hence, the size of the Schottky barrier-varies from point to point on the interface. Another practical consideration is that impurities are deposited on the GaAs interface during the long time between the deposition of the GaAs and the Al.
The 250 Å barrier n ϩ GaAs gated sample from which the data in Fig. 4 are taken exhibited no leakage between gate and channel until nϾ5.0ϫ10 11 /cm 2 , when FowlerNordheim tunneling across the barrier becomes important. 7 It seems likely, therefore, that our technique can be extended to still thinner layer structures. By increasing the barrier height ͑by increasing the Al x Ga 1Ϫx AsAl fraction͒, the barrier thickness can be reduced below 200 Å-further if some gate leakage is tolerable. For n ϩ GaAs gates, the gate thickness cannot be reduced below the n ϩ GaAs surface depletion depth; about 150 Å if the maximum GaAs doping density is 6 ϫ10 18 /cm 2 . The gate thickness could be reduced well below 100 Å, however, if Al gates can be used without increasing disorder. It thus seems likely that devices with electrons less than 500 Å from the top surface, patternable on a 300 Å scale, should be realizable using our technique, with further size reductions conceivable.
While R C in our devices is still somewhat high and n is too low for practical devices, there are several properties of our devices that make them attractive for device research. Our self-aligned technique can simplify fabrication of FETs with very small ͑Ͻ1000 Å͒ gate lengths, since alignment of the gate and the contact is automatic. Additionally, the use of high conductivity Al gates can keep the gate resistance low, even in devices with very short gate lengths. Finally, the absence of modulation doping-and of the DX centers associated with it-will reduce fluctuations in devices associated with traps and impurities, perhaps resulting in remarkably low 1/ f noise figures and well-defined threshold voltages.
FIG. 4. vs n for an n
ϩ GaAs gated sample with a 250 Å barrier and an Al gated sample with a 750 Å barrier. For the n ϩ GaAs sample, is greater than 10 6 cm 2 /V s, even at densities when F exceeds the depth of the electrons from the top surface. of the Al sample at low n is, however, dramatically lower.
